

FIG. 4




FIG. 5

BIT Xn Xn+1	PHASE TRANSITION				
1 1	$-3\pi/4$				
0 1	3π/4				
0 0	π/4				
1 0	-π/4				

FIG. 6






FIG. 7



WO 2005/091542 PCT/JP2005/005596

FIG. 8






FIG. 10








FIG. 11




















FIG. 17


IN-PHASE COMPONENT

	لہ			Γ		1	1	
L11(N+3)		L11(N+2)		L11(N+3)	+ L11(N+2)			
L11(N+2)	ЛЛ	L1I(N+1)		L11(N+2)	+ L11(N+1)		ſ	
L11(N+1)		(N)		L1I(N+1)	L11(N)			
L11(N)	J J	L11(N-1)		(N)	LII(N-1)		[	
L11(N-1)		L11(N-2)		L1I(N-1)	+ L11(N-2)			
L11(N-2)		L11(N-3)	! !	L11(N-2)	L11(N-3)			
INTERVAL SGNL 116	TIMING SGNL 117	DELAYED INTERVAL SGNL 1610	•	2-INTERVAL	SGNL 1612		9-INTERVAL OTRI	SGNL 122
	LII(N-2) LII(N-1) LII(N) LII(N+1) LII(N+2)	LII(N-2) LII(N-1) LII(N+1) LII(N+2)	LII(N-2)       LII(N-1)       LII(N+1)       LII(N+2)         LII(N-3)       LII(N-2)       LII(N-1)       LII(N+1)       LI	LII(N-2)       LII(N-1)       LII(N+1)       LII(N+2)         LII(N-3)       LII(N-2)       LII(N-1)       LII(N+1)       LI	GNL 116	LII(N-2) LII(N-1) LII(N) LII(N+1) LII(N+2) LII(N+2) LII(N+1) LII(N+1) LII(N+2) LII(N+2) LII(N+1) LII(N+2) LII(N+2) LII(N+2) LII(N+2) LII(N+2) LII(N+1) LII(N+1) LII(N+1) LII(N+1) LII(N+1) LII(N+2) LII(N-3) LII(N-1) LII(N+1) LII(N+1) LII(N+1) LII(N+1) LII(N+1) LII(N+2) LII(N-3) LII(N-3) LII(N-2) LII(N-1) LII(N) LII(N+1) LII(N+1	GNL 116	GNL 116










PEC

FIG.22











FIG.24























FIG.33







FIG.34










FIG.39

PHASE TRANSITION  $-5\pi/8$  $3\pi/8$  $5\pi/8$  $7\pi/8$ -7π/8  $-3\pi/8$ -π/8 π/8 BIT Xn Xn+1 Xn+2 000 0 1 0 100 0 0 1 1.0.1 S3 \$2 84 88 27 S

S3(011) S2(001) S1(000)
S3(011) S5(110)
S4(010) S1(000)
S5(110) S2(001)
S5(110) S6(111)
S5(110) S6(111)






FIG.46


BIT PHASE

Xn TRANSITION

0 0







 BIT
 PHASE

 Xn Xn+1
 TRANSITION

 S1
 0 0
  $\pi/4$  

 S2
 0 1
  $3\pi/4$  


 S3
 1 1
  $-3\pi/4$ 

 $-\pi/4$ 

0

**S4** 

FIG.50



PHASE TRANSITION  $2\pi/4$  $3\pi/4$  $-3\pi/4$  $-2\pi/4$ **-** π /4  $\pi/4$ 0 Xn Xn+1 Xn+2 000 0 1 0 101 100 0 0 1 BIT 83 SS \$2 84 S6 87 88 S




FIG.53

